The Power Systems Development group at SLAC has developed an improved design for the H-bridge switch plates of the High Voltage Converter Modulators at the Spallation Neutron Source. This integral modulator component has been identified as the source of numerous modulator faults. This paper presents the design and implementation of the alternative switch plate, which is based upon press-pack IGBTs.
INTRODUCTION

THE High Voltage Converter Modulators (HVCMs) at the
Spallation Neutron Source (SNS) have operated for well in excess of 250,000 hours. There are several configurations of HVCMs at SNS with output voltages in the range of 75-135 kV, peak powers of up to 11 MW, and average powers of up to 1 MW. These modulators have been configured for applications at SLAC and KAERI in addition to SNS [1] [2] [3] .
There are several advantages to this topology such as a relatively high efficiency, >93%, automatic fault ride-through capability, and reduced switching losses due to zero-voltage turn-on. A simplified system diagram is shown in Figure 1 and a detailed overview is found in [1] . Unfortunately, there have been an unexpectedly large number of failures of the HVCMs at the SNS. While some improvements such as the implementation of a dynamic fault detection chassis have improved reliability, further improvement is needed [4, 5] . The modulator was originally designed to operate with pulse width modulation (PWM) to achieve a well-regulated output pulse. This has been demonstrated successfully at low pulse repetition rates, but failures have occurred at higher average powers [1] .
One performance bottleneck of the HVCM is the H-Bridge switch plate. Since mid 2006 to early 2008 it has caused twenty HVCM failures including five fire events (attributed to early endof-life of the on-board bypass capacitors). In addition, one reason for the inability to successfully operate with PWM may be insufficient headroom for the associated increase in switching losses. At SLAC, we have undertaken a project to upgrade the switch plate design. A significant portion of this upgrade has been to incorporate press-pack IGBTs [6] .
Press-pack packages offer several advantages over more conventional flat-pack packages. First, the devices can be cooled on two sides rather than only on a single side. This offers a better avenue for heat removal. The lack of bond wires and solder connections reduce susceptibility to wear-out due to transient thermal conditions [7] . With proper surface conditions and clamping, the case-heat sink interface can have a much lower, or even eliminated, need for thermal grease. In many cases, thick layers of thermal grease can result in a less efficient transfer of heat from the Insulated Gate Bipolar Transistor (IGBT) junction to the heat sink.
A second advantage is that the press-pack IGBTs have demonstrated increased reliability in pulsed-power applications. Third, the press-pack devices do not fragment and disassemble during failure events attributed to bond wire failures and other mechanisms. This reduces collateral damage to other modulator components during a failure event [8, 9] .
A major focus of the redesign is to mitigate the effect of the shoot-through failure mode. Shoot-through is when two IGBTs on one side of an H-bridge are conducting simultaneously, effectively shorting the dc buses. Dead-time between switching cycles reduces the chances for accidental shoot-through (potentially originating from IGBT or gate drive timing jitter, Miller capacitance-induced gating, or gate drive EMI susceptibility). However, increased dead-time is not without consequence.
A simplified circuit schematic of the SNS H-bridge switch plate is shown in Figure 2 . In some "tunes" of modulators at the SNS, IGBTs turn off with currents up to 1 kA. At IGBT commutation, the inductive transformer primary is a current source that initially forces current through the opposite anti-parallel diodes. During the dead-time, current through the transformer (and conducting antiparallel diodes) decreases. Zero-voltage turn-on is achieved when the anti-parallel diode is still conducting at the time its IGBT turns on. However, when the dead time is too long, the current will eventually reverse and "flop" back and forth between the diodes on that side of the H-bridge. This results in the possibility that the IGBT turn-on will not occur at zero voltage and switching losses will be increased [1] . Therefore, the firing pattern should not be changed to increase the dead time. The addition of snubbers across the switches would further increase losses. High efficiency is critical in a system with over 1 MW average power. For these reasons, the press-pack switch plate was designed to operate with the existing firing pattern and retain the snubberless design.
The redesigned switch plate uses IGBTs with a higher voltage rating than the existing devices (4.5 kV vs. 3.3 kV). This facilitates the use of MOVs in parallel with the IGBTs to clamp large voltage transients. These changes along with increased cooling capacity will help improve switch plate reliability during PWM operation. This paper presents the significant aspects of the design process for replacing the flat-pack IGBT switch plate with a switch plate that incorporates press-pack devices. Detailed analysis of key issues is given. Specifically detailed are the calculation of the stray inductances of the new design, the verification of proper clamping force and pressure on the devices, and experimental comparisons of switching and fault waveforms. This design review serves to benefit engineers who may partake in similar redesigns to incorporate press-pack devices.
PRESS-PACK DESIGN
MECHANICAL LAYOUT
There are several electro-mechanical differences between the existing flat-pack switch plate and the press-pack design. First, the IGBT and diode reside in separate packages and each are individually cooled. Second, the new design includes a MOV to clamp voltage transients. Finally, the stray inductances of the two designs are different. A detailed analysis of these inductance values and their effect is presented in Section 3.
One constraint on the new switch plate design is that it be easily integrated into the existing HVCM systems. Complete replacement of the switch plate would add unnecessary expense. A rendering of the press-pack switch plate is shown in Figure 3 . The by-pass capacitors ( Figure 3 , note 6) and DC bus connections ( Figure 3 , note 4) are identical to the existing switch plate. Commercial water cooled heat sinks were chosen for both the top and bottom of the semiconductors. Details on the device clamps designed and built at SLAC are given in Section 2.2.
There have been several failures in the SNS HVCMs directly attributed to the high potential (±1.2 kV) across close conductors in the existing switch plate. The spacing between positive and negative buses is increased in the new design. In particular, the distance between flexible parts such as the water cooling pipes was increased so they cannot be unintentionally bent to short the buses together.
CLAMP DESIGN
One potential drawback of utilizing press-pack devices is the relative difficulty in mounting. There must be an evenly applied force on the disk faces, anywhere from 5 kN to over 45 kN (1100 lbf to 10100 lbf), which varies from package to package. Ideally, the clamping force is applied to the center of a force spreader to ensure an even pressure over the disk surface. Uneven pressure leads to hot-spots and therefore reduced heat removal [10] .
The clamp design for the switch plate is illustrated in Figure  4 . On the top, a steel bar compresses a Belleville spring set against a steel plate. The force required for the press-pack device will result in a known deflection of the spring. A calibration pin (Figure 4 , note c) with a movable disk of precise thickness was inserted between the top clamping bar (Figure 4 , note b) and the steel plate (Figure 4 , note e). When the springs deflect the calibrated distance, the compressed disk will no longer move.
A copper bus ( Figure 4 , note f) electrically connects the IGBT to the anti-parallel diode. The flexibility of copper allows for mechanical compliance between the two packages which may not have identical thicknesses. The thickness of the copper was chosen to be greater than the electrical skin depth, yet thin enough to not impart a force of greater than 100 lbf when the press-pack devices had a thickness diffference of up to 1 mm.
Spatially homogenous pressure with an acurate total clamping force is critical to device performance. A test was conducted to confirm the clamp performance was as designed. To do so, Fuji Prescale film was placed on each of the faces of the press-pack devices [11] . This film produces a color with intensity corresponding to the applied pressure. Both the total force and uniformity of applied pressure can be measured.
Results from one set of tests are shown in Figure 5 . The film was placed above and below an IGBT, and the clamps were tightened to the designed pressure. The clamps were untightened, the film was removed and digitized with a scanner, and intensities were correlated to pressure using Matlab [12] . Figure 5a shows the pressure profile along the top of the IGBT. Because this surface is clamped from the center and a thick force spreader is used, the pressure appears symmetric. Figure 5b shows the pressure profile on the bottom of the IGBT. Because the force is not applied from the center, intense areas appear at the sides of the IGBT where the bottom clamping bar contacts the heat sink.
A ~ 12.9 cm 2 , 0.2 mm (2 in 2 , 8 mil.) thick shim was placed between the bottom clamping bar and the heat sink. The resulting pressure profile is shown in Figure 5c . This alteration resulted in a more even pressure distribution. In addition, this film also indicated areas of uneven surface finish on the bottom heat sink. These are shown as two horizontal bright lines on the left side of both Figures 5b and 5c .
If the pressure distribution appears even, there is still a potential that the overall force on the device is not appropriate. The pressure distributions of all three plots were spatially integrated. The resulting forces were confirmed to be within the designed tolerances.
FINITE-ELEMENT INDUCTANCE CALCULATION
Stray inductance in the switch plate is important for two primary reasons. During IGBT turn-off, there is a large di/dt. Stray inductances are also important with regard to shootthrough. Additional inductance in the shoot-through path reduces di/dt and the peak current during the fault. This increases the probability that a detected fault can be suppressed. Hence, inductance should be minimized along the normal conduction path, but maximized on the shoot-through path. To further address the shoot-through issue, SLAC developed an advanced gate drive and fault suppression board [13] .
While estimations of inductance can be made using simple equations, complex geometries such as the switch plate become increasingly difficult to calculate accurately. Finite element (FE) simulations of both the existing switch plate and the press-pack switch plate were performed using FastHenry [14] . The primary goal in performing these simulations was to estimate the relative electrical effects of using a press-pack based switch plate. While there may be factors which add to the absolute simulation error (e.g. internal IGBT inductance, by-pass capacitor inductance, etc.), these simulations provide a straightforward method for estimating the relative effect of geometry changes. The impact on electrical performance can then be evaluated through subsequent circuit modeling.
The geometry used for simulation of the press-pack switch plate is shown in Figure 6 . For simplicity, only the IGBT was modeled; the diode and MOV were omitted. Both the normal and shoot-through conduction paths are defined in the figure.
The most significant results from these simulations, the effective inductance during normal and shoot-through conditions, are shown in Table I . The press-pack design has a 40% higher inductance during normal conduction. However, during a shoot-through fault, the path inductance is nearly twice that of the existing design. Circuit simulations, utilizing the FE-generated inductance matrices, estimate that during a shoot-through fault, the di/dt for the existing and press-pack designs are 47 kA/µs and 15 kA/µs respectively. This is significant, as IGBT commutation may be possible at 15 kA/µs, but it is not likely at 47 kA/µs.
The difference in inductance between shoot-through and normal operation is due to the relative placement of the conducting IGBTs. During shoot-through, the IGBTs and current buses approximate a low-inductance, parallel-plate configuration. The enclosed flux is very low. During conduction, the spacing between IGBTs is large because they are at opposite ends of the switch plate. If the intrinsic improvements of the press-pack design are insufficient for controlled commutation of shoot-through faults, addition of an element such as a common mode choke will be implemented in future designs. Figure 6 . Geometry utilized for FE simulations. One shoot-through path is defined as current flowing from (1) to (2) to (4) to the IGBT on other side of the H-bridge. A normal conduction path is from (1) to (2) through the primary to (3) to IGBT on the other side of the H-bridge.
EXPERIMENT
A low average power, full peak power, single-phase test stand was built at SLAC to simulate the operating conditions of the switch plate in the HVCM. The switching waveforms of each version of the switch plate were measured as they were individually installed in the test stand. This allows the performance of the press-pack switch plate and the existing design to be directly compared under normal operating and fault conditions in a controlled environment. The differences in performance between the two switch plates are due to the combined effects of changes to geometry and switching devices (IGBTs and diodes). The IGBT collector currents and the collector-emitter voltages for the existing switch plate are shown in Figure 7 .
Inductance between the by-pass capacitors and the IGBTs will induce a voltage spike during high di/dt events. This is most evident during IGBT turn-off, where it can be seen as a slight overshoot in the collector-emitter voltage. The magnitude of this overshoot is approximately equal for both switch plate configurations, as shown in Figure 8 .
A transformer primary arc was simulated by closing a spark gap switch that was placed between the transformer buses. The inductance of the spark gap leads approximates the transformer lead inductance. The current waveforms from one arc down test are shown in Figure 9 . The spark gap closed after completion of the first cycle, t ≈ 0, so the primary arc was present just after the start of the second cycle and the IGBT current rapidly increased. A direct comparison between the two switch plates is shown in Figure 10 , which details the risetime of the fault current. As expected, the current rises at a slower rate for the press-pack than for the existing switch plate.
Many arc-down tests were performed on both the presspack and existing switch plates. To quantify the difference between the switch plate versions in the di/dt during a primary fault, a multiple linear regression was performed on the combined data set with post-arc IGBT di/dt as the independent variable. The dependent variables were the switch plate version, .96, was derived (i.e. 95% confidence that the coefficients describe the behavior of the fault and that 96% of the variation of experimental data can be explained by the model). A Shapiro-Wilk test confirmed that the residuals are from a normal distribution, an assumption of linear regression. Figure 11 is a plot of the regression model at a capacitor charge of ±1100 V. The fault di/dt for the press-pack switch plate is around 25% lower than the existing switch plate. Several factors may play a part in the reduced fault di/dt for the press pack switch plate including switch plate inductance and differences in IGBT parameters. The relative reduction in di/dt for the press-pack switch plate should be larger for more stressful situations than those tested at SLAC, such as an arc across the switch plate output buses. Also shown in Figure 11 is the strong dependence of fault di/dt on the time when the arc occurred relative to the start of the current cycle. This dependence is potentially related to the magnitude of current through the transformer at the time of the fault.
SUMMARY
The most significant design revisions needed to convert the SNS HVCM H-bridge switch plate, from the present flat-pack IGBT based design to one utilizing press-pack IGBTs, are detailed in this paper. The mechanical layout is presented, including a detailed description of the clamping mechanism and a pressure uniformity measurement technique based on pressure-sensitive film.
FE simulations were used to evaluate the changes in inductance introduced by the design revisions. One effect of these inductance differences was evaluated experimentally. Specifically, the additional inductance of the press-pack design does not cause a large overshoot in the IGBT collector-emitter voltage during turnoff. Further, during transformer primary arc conditions, the di/dt of the fault current is lower with the press-pack switch plate than for the existing switch plate.
The use of flat-pack IGBT packages is widespread and is successful in many implementations. However, the press-pack packaging has advantages for the SNS HVCM application. Future work includes full average power testing to ensure the waste heat removal is adequate. This work complements additional ongoing work on an advanced IGBT gate drive [6] .
